

### Limiting factors of channel mobility in III-V/Ge MOSFETs

S. Takagi<sup>1</sup>, S.-H. Kim<sup>1</sup>, R. Zhang<sup>1</sup>, N. Taoka<sup>1,2</sup>,  
M. Yokoyama<sup>1</sup>, and M. Takenaka<sup>1</sup>

<sup>1</sup>The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku,  
Tokyo 113-8656 JAPAN

<sup>2</sup>Nagoya University, Furo-cho, Chikusa-ku,  
Nagoya 464-8603 JAPAN

e-mail: takagi@ee.t.u-tokyo.ac.jp

MOSFETs using III-V/Ge channels with high mobility and low effective mass have been regarded as strongly important for obtaining high current drive and low supply voltage CMOS under sub 10 nm regime [1, 2]. Thus, the development of the device technologies for III-V/Ge MOSFETs has been strongly accelerated. However, fundamental device physics on electrical properties of III-V/Ge MOSFETs has not been fully clarified yet. Among a variety of the electrical properties, understanding of limiting factors of the III-V/Ge MOS channel mobility is of paramount importance, because the purpose of introducing these devices consists in the high current drive. In this paper, thus, we address key issues for enhancing channel mobility in InGaAs/Ge MOSFETs.

It is well known that superior MOS interface properties can provide higher channel mobility, because of reduction in Coulomb scattering and surface roughness scattering. We have confirmed in Ge p-MOSFETs with ultrathin GeO<sub>x</sub> interfacial layers formed by plasma post oxidation [3], as shown in Fig. 1, that the GeO<sub>x</sub> thickness can control the peak mobility in a low N<sub>s</sub> region [4]. This fact is attributed to lower D<sub>it</sub> near E<sub>v</sub>, estimated from the S factor, in thicker GeO<sub>x</sub>, as shown in Fig. 2. On the other hand, we have recently found [5] that the hole mobility in Ge p-MOSFETs in a high N<sub>s</sub> region is significantly degraded by both trapping of free holes and severe surface roughness scattering. Thus, further reductions in MOS interface defect concentration and interface roughness are expected to provide higher mobility.

We have reported through Hall measurements [6] that the trapping of free electrons into interface states or slow states within the conduction band also significantly lowers electron mobility in InGaAs MOSFETs. In addition, another critical factor for the electron mobility reduction is the influence of the ultrathin body channels, which are mandatory for short channel MOSFETs. It has been reported that ultrathin Si channels severely reduce the channel mobility, because of increased body thickness fluctuation scattering [7]. This thickness fluctuation scattering becomes worse for III-V MOSFETs with lower effective mass and wider inversion-layer thickness. Thus, we have proposed MOS interface buffer channel structure, where InGaAs buffer layers sandwich InGaAs channels with higher In content [8]. This structure is expected to allow us to mitigate the influences of MOS interface defects and the channel thickness fluctuation. Actually, we have observed the significant mobility enhancement in the In<sub>0.3</sub>Ga<sub>0.7</sub>As/In<sub>0.7</sub>Ga<sub>0.3</sub>As/In<sub>0.3</sub>Ga<sub>0.7</sub>As-OI structure over single In<sub>0.7</sub>Ga<sub>0.3</sub>As-OI structures. The mobility was evaluated with changing the thickness of the channel and the buffer (Fig. 4). It is found that thickness fluctuation scattering and surface roughness scattering dominate the mobility in low and high N<sub>s</sub> region, respectively.

This work was partly supported by a Grant-in-Aid for Scientific Research (No. 23246058) from MEXT, and Innovation Research Project on Nano electronics Materials and Structures, and Research and Development

Program for Innovative Energy Efficiency Technology from NEDO. The authors would like to thank Drs. T. Yasuda, T. Maeda, W. Jevasuwan, N. Miyata, Y. Urabe and H. Takagi in AIST, Drs. M. Hata, T. Osada, O. Ichikawa, and N. Fukuhara in Sumitomo Chemical, and Dr. H. Yokoyama in NTT for their collaborations.




Fig. 1 Mobility of Ge pMOSFETs with the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks having different GeO<sub>x</sub> ILs thicknesses.




Fig. 2 The mobility of Ge pMOSFETs with Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks (@N<sub>s</sub>=5×10<sup>11</sup> cm<sup>-2</sup>) as a function of D<sub>it</sub> evaluated from the S. S. factors measured at 120 K. Inset t shows the temperature dependence of S factor.




Fig. 3  $\mu_{\text{eff}}$  characteristics of In<sub>0.7</sub>Ga<sub>0.3</sub>As-OI MOSFETs with and without MOS interface buffer.




Fig. 4  $\mu_{\text{eff}}$  characteristics of In<sub>0.7</sub>Ga<sub>0.3</sub>As-OI MOSFETs with a MOS interface buffer layer as a parameter of the T<sub>body</sub> at 150 K

**References** [1] S. Takagi et al., Solid-State Electron. **51** (2007) 526 [2] S. Takagi et al., IEEE Trans. Electron Device **55** (2008) 21 [3] R. Zhang et al., Appl. Phys. Lett. **98** (2011) 112902 [4] R. Zhang et al., IEEE Trans. Electron Device **59** (2012) 335 [5] R. Zhang et al., presented in Tech. Dig. IEDM (2012) [6] N. Taoka et al., Tech. Dig. IEDM (2011) 610 [7] K. Uchida et al., Appl. Phys. Lett. **82** (2003) 2916 [8] S.-H. Kim et al., Appl. Phys. Exp. **5** (2012) 014201