

## Analog Behavior of Submicron Graded-Channel SOI MOSFETs Varying Channel Length, Doping Concentration and Temperature

J.P.Nemer<sup>1\*</sup>, M. de Souza<sup>1</sup>, D. Flandre<sup>2</sup>, M. A. Pavanello<sup>1</sup>

<sup>1</sup>Department of Electrical Engineering, Centro Universitário da FEI, São Bernardo do Campo, Brazil

<sup>2</sup>ICTEAM Institute, Université catholique de Louvain, Belgium  
\*jpinheiro@fei.edu.br

### Introduction

Graded-Channel (GC) SOI nMOSFET (1) was proposed and demonstrated to reduce the high electric field in the region near the drain, efficiently improving the analog characteristics of SOI transistors both at device and circuit level (2,3,4,5,6). This device presents an asymmetric doping concentration in the channel, which is divided in two regions, a highly doped (HD, with doping level  $N_{AH}$ ) one near the source, responsible for fixing the device threshold voltage ( $V_{th}$ ), and a lightly doped (LD and doping level  $N_{AL}$ ) one near the drain, with length  $L_{LD}$ . The LD region decreases the potential barrier in the channel-to-drain junction, reducing the impact ionization. In this paper the analog performance of Graded-Channel (GC) SOI nMOSFETs with deep submicrometer channel length is investigated, as a function of total ( $L$ ) and light doped region ( $L_{LD}$ ) length, doping concentration and temperature, starting from an industrial 150 nm fully depleted (FD) SOI technology. The obtained results show that larger improvement of the intrinsic gain voltage occurs when the length of the lightly doped region is approximately 100 nm regardless the total channel length, doping concentration and temperature.

### Results and Discussion

Graded-Channel SOI nMOSFETs measured in this study features  $t_{Si} = 40\text{nm}$ ,  $t_{oxb} = 145\text{nm}$ ,  $t_{oxf} = 2.5\text{nm}$ ,  $V_{th} = 0.6\text{V}$  at room temperature and were fabricated in a 150 nm FD technology from OKI Semiconductors (7). Two-dimensional numerical simulations of the process flow were executed varying both  $L$ ,  $L_{LD}$ , doping concentration at the HD side ( $N_{AH}$ ) and temperature using Sentaurus simulator (8). An experimental GC device with channel width ( $W$ ) of  $240\ \mu\text{m}$  and  $L = 0.5\ \mu\text{m}$ , with  $L_{LD}/L = 0.5$  was used to adjust the model parameters (9). Mobility degradation due to lateral and vertical electrical fields, doping dependent carrier lifetime and bandgap narrowing models were included in all simulations. Figs 1 and 2 show comparisons between simulated and measured drain current ( $I_{DS}$ ) curves, as function of gate voltage ( $V_{GF}$ ) with drain-to-source voltage ( $V_{DS}$ ) of 1V and as a function of  $V_{DS}$  with  $V_{GF} = V_{GF} - V_{th} = 300\ \text{mV}$ , respectively. The output conductance ( $g_D$ ) and transconductance ( $g_m$ ) are also presented. Good agreement has been obtained between the experimental and simulated curves and their first

derivatives. After adjusting model parameters, numerical simulations were performed for GC SOI MOSFETs varying  $L$ ,  $L_{LD}/L$  ratio,  $N_{AH}$  and  $T$ . Figure 3 presents  $g_D$  as a function of  $L_{LD}$  for devices with two  $N_{AH}$  and  $L$  values. The  $g_D$  values extracted at  $V_{GF} = 200\text{mV}$  and  $V_{DS} = 1\text{V}$  are presented in figure 3. The values of  $L_{LD}/L = 0$  refer to a uniformly (conventional) SOI device. The results show that  $g_D$  decreases with  $L_{LD}$  increase, due to the reduction of electric field and hence channel length modulation (CLM) effect. Nevertheless, for longer  $L_{LD}$  values with consequent  $L_{eff}$  reduction, CLM becomes more pronounced, degrading the output conductance from  $L_{LD} > 150\ \text{nm}$  approximately. On the other hand, the simulated results show that  $g_m$  always increases with  $L_{LD}$  increase. These results directly affect the intrinsic voltage gain ( $A_V = g_m/g_D$ ), presented for the same devices in Fig. 4. From this figure one can note that the most interesting results for  $A_V$  were obtained for a lightly doped region ( $L_{LD}$ ) of about 100 nm regardless  $N_{AH}$  total  $L$ . For devices with  $N_{AH} = 2 \times 10^{17}\text{cm}^{-3}$  and  $N_{AH} = 2 \times 10^{18}\text{cm}^{-3}$ , the maximum  $A_V$  of 59. dB and 68 dB have been observed, respectively, both at  $L_{LD} = 100\ \text{nm}$ . Fig. 5 presents  $A_V$  vs  $L_{LD}$  varying  $N_{AH}$  for devices with  $L = 240\text{nm}$ , showing that the larger doping concentration levels lead to  $A_V$  increase.

In Fig. 6 its possible to note that even with  $T$  change, the maximum  $A_V$  remains also with  $L_{LD}$  in the order of 100nm, following  $g_D$  behavior. In addition, the lower  $T$  the better the  $A_V$  results, due to  $g_m$  increase that overcomes the  $g_D$  degradation caused by  $T$  lowering.

### Conclusions

In this paper experimentally calibrated numerical simulations were used to investigate the GC SOI analog characteristics as function of the  $L$ ,  $L_{LD}/L$ ,  $N_{AH}$  ratio and  $T$ . It has been found that the increase of  $N_{AH}$  promotes the reduction of  $g_D$ , which combined with the larger  $g_m$  is responsible for the larger intrinsic voltage gain ( $A_V$ ). The most interesting results for  $A_V$  were obtained for  $L_{LD} = 100\ \text{nm}$  regardless  $N_{AH}$  and  $L$ . Concerning the temperature, it has been observed that its decrease leads to larger  $A_V$ , whose maximum value remains at  $L_{LD} = 100\text{nm}$ .

### Acknowledgments

The authors acknowledge CNPq, CAPES and FAPESP for financial support.

### References

- [1] M. A. Pavanello *et al.*. SSE, vol. 44, 2000, p. 1219.
- [2] M. A. Pavanello *et al.*. SSE, vol. 44, 2000, p. 917.
- [3] M. Eman *et al.*. Proc. of ESSDERC, 2009, p.149.
- [4] M.A. Pavanello, *et al.*. SSE, vol.46,2002, p.1215-1225.
- [5] M. Eman *et al.*. IEEE Trans. Electron Device,2009, p.1516.
- [6] S.P. Gimenez *et al.*. Microelectronics Journal, 2006,p.31-37.
- [7] OKI Semiconductor website: <http://www2.okisemi.com/>
- [8] Sentaurus Device User's Manual, SYNOPSIS, 2011.
- [9] J.P. Nemer *et al.*. ICCDCS,2012.




Fig. 1.: Simulated and Measured  $I_{DS}$  and  $g_m$  curves as function of  $V_{GF}$  of GC SOI with  $L = 500\text{nm}$ ,  $V_{DS} = 50\text{mV}$ ,  $L_{LD}/L = 0.5$ .




Fig. 2.: Simulated and Measured  $I_{DS}$  and  $g_D$  curves as function of  $V_{DS}$  of GC SOI with  $L = 500\text{nm}$ ,  $V_{GF} = 0\text{mV}$  and  $300\text{mV}$ ,  $L_{LD}/L = 0.5$ .




Fig. 3.: Extracted  $g_D$  as function of  $L_{LD}$  varying  $L$  and  $N_{AH}$ , with  $V_{DS} = 1\text{V}$  and  $V_{GF} = 200\text{mV}$ .




Fig. 4.: Calculated  $A_V$  as function of  $L_{LD}$  varying  $L$  and  $N_{AH}$ , with  $V_{DS} = 1\text{V}$  and  $V_{GF} = 200\text{mV}$ .




Fig. 5.: Extracted  $g_D$  as function of  $L_{LD}$  varying  $N_{AH}$  with  $V_{DS} = 1\text{V}$ ,  $V_{GF} = 200\text{mV}$ ,  $L = 240\text{nm}$ .




Fig. 6.: Calculated  $A_V$  as function of  $L_{LD}$  varying  $T$ , with  $V_{DS} = 1\text{V}$ ,  $V_{GF} = 200\text{mV}$  and  $L = 240\text{nm}$ .