

InGaSb MOSFET Channel on Metamorphic Buffer:
Materials, Interfaces and Process Options

S. Oktyabrsky, A. Greene, S. Madisetti, M. Yakimov, R. Moore, and V. Tokranov

College of Nanoscale Science and Engineering,
University at Albany-SUNY, Albany, NY

Development of p-type MOSFETs using new materials is an important goal to provide further scaling of CMOS circuits. Although Ge is still considered as a main candidate for novel p-channels due to its superior bulk transport properties, recent progress in strained III-Antimonides channels and MOS technologies makes III-Sb materials a good competitor in particular for deeply scaled devices. The materials parameters affecting MOSFET's figures-of-merit are reviewed with the emphasis on strain in quantum wells (QWs), effective mass, density of states and mobility.

Progress in development of materials for III-Sb channels is reported. Optimization of MBE growth of metamorphic buffers and GaSb on lattice-mismatched GaAs substrates has resulted in "step-flow" growth mode of GaSb with monolayer-high steps on the surface, $\sim 10^7 \text{ cm}^{-2}$ dislocation density and bulk hole mobility $860 \text{ cm}^2/\text{Vs}$ [1]. Strain optimization in QWs provided the highest Hall mobility of $1020 \text{ cm}^2/\text{Vs}$ at sheet hole density of $1.3 \times 10^{12} / \text{cm}^2$ obtained for $\text{In}_{0.36}\text{Ga}_{0.64}\text{Sb}$ with compressive strain of 1.8%. An important figure-of-merit of InGaSb QWs relevant to MOSFETs is the lowest sheet resistance, $\sim 3.9 \text{ k}\Omega/\text{sq.}$ that was observed at hole density $1.9 \times 10^{12} \text{ cm}^{-2}$.

Hole mobility in QW channel with Al_2O_3 high-k gate oxide (Fig.1) was benchmarked against the thickness of top semiconductor AlGaSb barrier (Fig. 2). The results in Fig.2 show just a minor 30% drop of the mobility from over $1000 \text{ cm}^2/\text{V-s}$ in the structures with 50 nm thick top barrier layers to $\sim 700 \text{ cm}^2/\text{V-s}$ in the surface channel devices. This drop is significantly less than 5-7 times mobility degradation in surface n-type InGaAs channels reported recently. This result is quite encouraging and may serve as a feasibility proof that the "high hole mobility" properties will be preserved in inversion and fin-channel p-type MOSFETs.

Two approaches to fabricate high-quality III-Sb/high-k interface were studied: all in-situ Al_2O_3 or HfO_2 gate oxides, and ex-situ atomic layer deposited (ALD) Al_2O_3 with InAs top semiconductor capping layer. Interface with in-situ MBE gate oxides was found to improve with in-situ deposited a-Si interface passivation layer (IPL). Interfaces with better thermal stability, reduced interface trap density and hysteresis were observed on both n- and p-type GaSb MOSCaps with the IPL. P-type MOSFETs with HfO_2 showed a maximum drain current of 23 mA/mm for a $3 \mu\text{m}$ gate length.

An interface with ALD Al_2O_3 was improved by a thin 2nm interface layer of InAs which was treated with HCl or $(\text{NH}_4)_2\text{S}$ immediately prior to ALD process [2]. Optimized annealing further improved the C-V characteristics, reduced interface trap density down to $10^{12} \text{ cm}^{-2}\text{eV}^{-1}$ (Fig.3), leakage current and MOSFET subthreshold slope down to 180 mV/dec. Increasing annealing temperature above 450°C drastically degraded C-V characteristics indicating low thermal budget of

antimonides. This degradation corresponds to increased oxidation of the interface as observed by XPS (Fig.4).

[1] V. Tokranov, S. Madisetti, M.Yakimov, P.Nagaiah , N. Faleev, and S.Oktyabrsky, J. Cryst. Growth **365**, (2013).
[2] A. Greene, S. Madisetti, P. Nagaiah, M. Yakimov, V. Tokranov, R. Moore, and S. Oktyabrsky, Solid State Electron. **78**, 56 (2012).




Fig.1. Cross-sectional TEM micrograph of the strained $\text{In}_{0.36}\text{Ga}_{0.64}\text{Sb}$ QW structure with 3nm thick top barrier (2nm AlGaSb+1nm GaSb) and 9 nm Al_2O_3 gate oxide.




Fig. 2. Room temperature Hall mobilities in strained $\text{In}_{0.36}\text{Ga}_{0.64}\text{Sb}$ QWs with $\text{Al}_{0.8}\text{Ga}_{0.2}\text{Sb}$ barriers and Al_2O_3 gate oxide as a function of semiconductor top barrier layer thickness that included 1nm GaSb capping.




Fig. 3. Capacitance-voltage characteristics of GaSb/InAs/ Al_2O_3 MOSCap. Inset: Dit extracted from high-low frequency method for n-GaSb MOSCaps with and without InAs (2nm thick) passivation.




Fig. 4. Ratio of metal-oxide/metal XPS lines of $\text{Al}_2\text{O}_3(1.5\text{nm})/\text{InAs}/\text{GaSb}$ vs. annealing temperature showing thermal degradation of the gate stack and effectiveness of $(\text{NH}_4)_2\text{S}$ with respect to HCl treatment.