Some strategic tracks to optimize routing of high speed signal transmission between memory and logic in 3D-IC stacks

J. Roullard¹, A. Farcy², S. Capraro¹, T. Lacrevaz¹, C. Bermond¹, G. Houzet¹, P. Artillan¹, J. Charbonnier³, C. Fuchs³, C. Ferrandon³, P. Leduc³ and B. Flechet¹ ¹ IMEP-LAHC, UMR CNRS 5130, Université de Savoie, 73376 Le Bourget du Lac Cedex – France ² STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles Cedex – France ³ CEA-LETI Minatec, 17 rue des martyrs, 38054 Grenoble Cedex 9 – France

gregory.houzet@univ-savoie.fr

INVITED PAPER

After LPDDR2 standard for low power DRAM (Dynamic Random Access Memory) and mobile memory applications, Wide IO is presented as a promising alternative solution face to new LPDDR3 standard because of its lower power consumption, lower latency, lower weight and package size and comparable bandwidth [1]. Rate of 12.8 GBps with 600 mW consumption power are expected [2]. Nevertheless Wide IO appears as the killing application for 3D needing the weighty technology breakthrough of advanced 3D integration developments.

Three 3D stacking strategies to develop Wide IO were evaluated to optimize electrical performances. The two first configurations consist in either a Face-to-Face (F2F) or a Face-to-Back (F2B) stacking of memory chip upon a processor using Cu-Pillars and Through Silicon Vias (TSVs). In the third configuration, memory chips and processor are simultaneously stacked upon a silicon interposer by Cu-Pillars. This interposer, using TSVs, is dedicated to the interconnect network between memory chips and processor and with the BGA (Ball Grid Array). Performances of Wide IO are impacted by these different 3D stacking strategies because 3D interconnects networks are specific in terms of interconnection length, 2D (Back End Of Line (BEOL) and ReDistribution Layer (RDL)) and 3D (TSV, Cu-Pillar) topologies.

In our works, electrical performances of Wide IO are predicted in terms of delay, bandwidth (maximal frequency) and signal integrity using eye diagrams for each 3D stacking strategy: F2F, F2B or interposer solution. Interconnect networks of these 3D ICs are constructed using a building block of accurate electrical models for each basic interconnect element (TSV, Cu-Pillar, RDL and BEOL interconnects). These electrical models, useable on a large frequency band to rigorously simulate the transmission of high speed signals in Wide IO, have been developed in [3].

Maximal transmission frequencies between memory chips and processor and between processor and BGA are evaluated for each stacking strategy and for several technological generation of 3D interconnects, ranging from low density TSVs with 60 µm diameter to high density TSVs with 3 µm diameter. As example, using a middle density technology with 10 µm diameter TSVs and with 20 and 55 μm diameters for Cu-pillar respectively between memory and processor, and between processor and BGA, it is shown that up to 9.9 GHz and 6.8 GHz frequencies can be carried out between memory and processor for respectively F2F and F2B stacks. These frequencies are reduced between processor and BGA because the impact of capacitive effects by Cu-Pillars. Interposer solution gives an attractive bandwidth for memory to processor communication, and for processor to BGA. These results are confirmed by a large study about signal integrity using eye diagrams, as shown on Fig. 1 for the interposer solution.



Fig. 1. Eye diagrams for data rates of 5 GBy/s and 10 GBy/s between memory and logic using interposer solution.

Yet roadmap objectives for Wide IO can be achieved with interposer solution using higher density TSVs. Although performances in term of rate of this interposer solution are lower than F2F ou B2F solutions, it provides also more routing flexibility and low cost.

In conclusion electrical performances of Wide IO are predicted and compared for several interconnect routing and 3D staking strategies versus technological generations for integration densities. Roadmap and design rules are proposed to optimize electrical performances and to achieve expected rate for Wide IO.

[1]. Gu, S.Q. Marchal, P. Facchini, M. Wang, F. Suh, M. Lisk, D. Nowak, M., "Stackable memory of 3D chip integration for mobile applications", Electron Devices Meeting, IEDM 2008. 15-17 Dec. 2008, pages : 1 - 4, San Francisco, USA.

[2]. Dumas, S., "LPDDR3 & WideIO for Mobile Platforms" Mobile Memory Forum, 24 June 2011, Seoul, Korea.

[3]. Roullard, J. Capraro, S. Farcy, A. Lacrevaz, T. Bermond, C. Leduc, P. Charbonnier, J. Ferrandon, C. Fuchs, C. Flechet, B., "Electrical characterization and impact on signal integrity of new basic interconnection elements inside 3D integrated circuits", 61th Electronic Components and Technology Conference, ECTC 2011, 31 May-3 June 2011, Lake Buena Vista, USA.