

InGaAs GAA Nanowire MOSFETs

Peide D. Ye

School of Electrical and Computer Engineering and Birck
Nanotechnology Center, Purdue University
1205 West State Street, West Lafayette, IN 47907, U.S.A.

Recently, III-V MOSFETs with high drain currents ($I_{ds} > 1 \text{ mA}/\mu\text{m}$) and high transconductances ($g_m > 1 \text{ mS}/\mu\text{m}$) have been achieved at sub-micron channel lengths (L_{ch}), thanks to the better understanding and significant improvement in high-k/III-V interfaces. However, to realize a III-V FET at beyond 14nm technology node, one major challenge is how to effectively control the short channel effects (SCE). Due to the higher permittivity and lower bandgap of the channel materials, III-V MOSFETs are more susceptible to SCE than its Si counterpart. The scaling of planar devices stops at around $150 \text{ nm } L_{ch}$. The dramatic increase in DIBL beyond 150 nm indicates severe impact from 2D electrostatics. Therefore, the introduction of 3-dimensional (3D) structures to the fabrication of sub-100nm III-V FETs is necessary. In this talk, we will review the materials and device aspects of III-V 3D transistors developed very recently [1-3]. We will also report some of new progress by demonstration of 20-80 nm channel length III-V gate-all-around nanowire MOSFETs with EOT=1.2nm and lowest SS=63 mV/dec [4]. The total drain current per pitch can be further enhanced by introducing 4D structures [5].

1. Y. Q. Wu *et al.* IEDM Tech. Dig. 331 (2009).
2. M. Radosavljevic *et al.*, IEDM Tech. Dig. 126 (2010).
3. J. J. Gu *et al.* IEDM Tech Dig. 769 (2011).
4. J. J. Gu *et al.* IEDM Tech Dig. 633 (2012).
5. J. J. Gu *et al.* IEDM Tech Dig. 529 (2012).