

## High performance normally-off GaN MOSFETs on Si substrates

H. Kambayashi<sup>1</sup>, N. Ikeda<sup>1</sup>, T. Nomura<sup>1</sup>, H. Ueda<sup>2</sup>, Y. Morozumi<sup>2</sup>, K. Harada<sup>3</sup>, K. Hasebe<sup>3</sup>, A. Teramoto<sup>4</sup>, S. Sugawa<sup>4</sup>, and T. Ohmi<sup>4</sup>

<sup>1</sup>Furukawa Electric Co., Ltd., 2-4-3 Okano, Nishi-ku, Yokohama, Japan

<sup>2</sup>Tokyo Electron Ltd., Akasaka Biz Tower, 5-3-1, Akasaka Minato-ku, Tokyo, Japan.

<sup>3</sup>Tokyo Electron Tohoku Ltd., 650 Mitsuzawa, Hosaka-cho, Nirasaki City, Yamanashi, Japan

<sup>4</sup>Tohoku Univ. 6-6-10 Aza-Aoba, Aramaki, Aoba-ku, Sendai, Japan

GaN has excellent physical properties for power devices such as a high breakdown field, a high carrier mobility, and a high saturation velocity compared with Si and SiC. For power transistors, normally-off operation is strongly required from the fail-safe point of view. GaN MOSFET is one of the good candidates to achieve good normally-off operation. AlGaN/GaN hybrid MOS-HFETs have the advantages of both MOS channel and an AlGaN/GaN heterostructure with high mobility two dimensional electron gases. Therefore, this type of GaN MOSFETs is promising for high efficiency power device. In this work, high performance normally-off AlGaN/GaN hybrid MOS-HFETs on Si substrates have been demonstrated.

Fig. 1 shows the schematic cross-sectional view of the AlGaN/GaN hybrid MOS-HFET. To achieve a high-breakdown voltage, thick epitaxial layers with a highly resistive layer and a thin unintentional GaN (u-GaN) channel layer are important. The breakdown voltage of AlGaN/GaN hybrid MOS-HFET fabricated on 7.3  $\mu\text{m}$  epilayer with a thin (50 nm) u-GaN channel layer on highly resistive carbon-doped GaN (C-GaN) achieved over 1.71 kV with the gate-drain length ( $L_{gd}$ ) of 18  $\mu\text{m}$  as shown in Fig. 2. This transistor has 40-nm  $\text{SiO}_2$  formed by Capacitive Coupled Plasma (CCP)-CVD as the gate insulator and shows a good normally-off operation with the threshold voltage of 2.0 V and the maximum field-effect mobility of 102  $\text{cm}^2/\text{Vs}$ . Furthermore, we confirmed that gate field structure is effective for AlGaN/GaN hybrid MOS-HFETs to suppress the current collapse.

To improve the properties of GaN MOSFET, a high quality gate insulator is required.  $\text{SiO}_2$  and  $\text{Al}_2\text{O}_3$  are good candidates as the gate insulators of GaN MOSFETs since these insulators have large direct wide bandgaps, a large conduction band offsets and a valence band offsets on GaN, respectively. We have first investigated the formation process of  $\text{SiO}_2$  films by Microwave (2.45 GHz: MW) Plasma Enhanced Chemical Vapor Deposition (PECVD), LP (Low Pressure)-CVD, and CCP-CVD for the gate insulator of GaN MOS devices. MW plasma is capable of exiting a low-electron temperature and a high-plasma density at the substrate surface position. The  $\text{SiO}_2$  films were deposited below 400°C by the MW-PECVD and the CCP-CVD and at 800°C by the LP-CVD. As the results, the GaN MOS capacitor with MW-PECVD  $\text{SiO}_2$  has shown the lowest interface state density ( $D_{it}$ ) of  $\text{SiO}_2/\text{GaN}$  with  $4.5 \times 10^{11} \text{ cm}^{-2}\text{eV}^{-1}$ , the highest breakdown electric field with over 11 MV/cm, and the largest charge-to-breakdown ( $Q_{bd}$ ) with over 1 C/cm<sup>2</sup>, respectively, of these GaN MOS capacitors. However, the  $D_{it}$  is still higher compared with Si devices. So, we applied  $\text{Al}_2\text{O}_3$  to

the gate insulator of GaN MOS devices. The GaN MOS capacitor with  $\text{Al}_2\text{O}_3$  has a low  $D_{it}$  with  $2.3 \times 10^{11} \text{ cm}^{-2}\text{eV}^{-1}$  by suppressing the Ga diffusion to gate insulator. However, it has a low breakdown electric field with below 7 MV/cm. From the both advantages of MW-PECVD  $\text{SiO}_2$  and  $\text{Al}_2\text{O}_3$ ,  $\text{SiO}_2/\text{Al}_2\text{O}_3$  stacked structure has been employed for good interface property and a high insulating in GaN MOS devices. In this experiment, 3 nm  $\text{Al}_2\text{O}_3$  formed on GaN and then 50 nm  $\text{SiO}_2$  was deposited on  $\text{Al}_2\text{O}_3$ . Fig. 3 shows the  $D_{it}$  of  $\text{SiO}_2/\text{Al}_2\text{O}_3/\text{GaN}$ ,  $\text{Al}_2\text{O}_3/\text{GaN}$  and  $\text{SiO}_2/\text{GaN}$ , respectively. The  $D_{it}$  of  $\text{SiO}_2/\text{Al}_2\text{O}_3/\text{GaN}$  is almost the same as  $\text{Al}_2\text{O}_3/\text{GaN}$ . The GaN MOS capacitor with  $\text{SiO}_2/\text{Al}_2\text{O}_3$  stacked structure shows a low  $D_{it}$  as well as  $\text{Al}_2\text{O}_3$ . The MOS capacitor also exhibits a high-breakdown field, and a high  $Q_{bd}$  as well as MW-PECVD  $\text{SiO}_2$ , respectively.

Furthermore, we have fabricated AlGaN/GaN hybrid MOS-HFETs with the  $\text{SiO}_2/\text{Al}_2\text{O}_3$  gate stack and the MW-PECVD  $\text{SiO}_2$  gate insulator and compared the properties of these transistors. Both MOS-HFETs show good normally-off operation with the threshold voltage of 4.2 V. The on-state characteristic of MOS-HFET with the  $\text{SiO}_2/\text{Al}_2\text{O}_3$  is superior to that with MW-PECVD  $\text{SiO}_2$ . The maximum field-effect mobility of MOS-HFET with the  $\text{SiO}_2/\text{Al}_2\text{O}_3$  is 192  $\text{cm}^2/\text{Vs}$ , which is superior to that with the MW-PECVD  $\text{SiO}_2$  of 161  $\text{cm}^2/\text{Vs}$ .




Fig. 1. Schematic cross section of AlGaN/GaN hybrid MOS-HFET.




Fig. 2. Breakdown characteristics of AlGaN/GaN hybrid MOS-HFET with the  $L_{gd}$  of 18  $\mu\text{m}$ .




Fig. 3.  $D_{it}$  of GaN MOS capacitors with  $\text{SiO}_2$ ,  $\text{Al}_2\text{O}_3$  and  $\text{SiO}_2/\text{Al}_2\text{O}_3$  calculated from the C-V characteristics at 150°C.