## Properties of Al-SiO<sub>2</sub>-SiC(3C) structures with thermally grown and PECVD deposited SiO<sub>2</sub> layers

H.M. Przewlocki<sup>1</sup>, T. Gutt<sup>1</sup>, K. Piskorski<sup>1</sup>, P.Borowicz<sup>1</sup>, M. Bakowski<sup>2</sup>

<sup>1</sup>Institute of Electron Technology, Al. Lotnikow 32/46, Warsaw, 02-668, Poland.

<sup>2</sup>Acreo AB, Electrum 236, Kista SE-164 40, Sweden

MOS capacitors on two wafers of SiC(3C) substrates were characterized. Crucial parameters of structures on both wafers are measured and compared. Samples: MOS capacitors were fabricated by Acreo on two 3" n-type 3C-SiC (001) wafers. The wafers consisted of ca. 200  $\mu m$  thick substrates from Hoya with doping of  $5*10^{18}$  cm<sup>-3</sup> and an n-type epilayer with 12 µm thickness and nitrogen doping of  $7*10^{15}$  cm<sup>-3</sup> grown at Acreo. Wet thermal oxide was grown at 1150 °C for 1 hour on the first wafer and the PECVD oxide was deposited at 300°C on the second, both to a thickness of ca. 60 nm. The second wafer was further annealed at 950C for 3 hours in wet oxygen [1,2]. Both wafers were divided in quarters and MOS capacitors were fabricated by forming circular Al, Ni, and Au metal gates of 0.7, 0.6, 0.5, 0.4 and 0.3 mm diameter and with different thicknesses:  $t_{Al} = 25$ ,  $t_{Ni} =$ 10,  $t_{Au} = 15$  nm using ion beam sputtering and lift-off. SiO<sub>2</sub> breakdown voltages: Leakage currents and breakdown voltages were measured for at least 12 structures on each wafer. Taking arbitrarily the current density  $J=10^{-6}$  A/cm<sup>2</sup> as the breakdown condition, the average breakdown voltages  $V_{BR}$  were determined for structures on both wafers. A histogram of  $V_{BR}$ measurement results is shown in Fig.1. Notice the significant difference in  $V_{BR}$  values. For structures with thermal oxides 79% of devices broke down below 40 V, while for structures with PECVD oxides it was only 64%. Trap distributions: Using the conductance method energy distributions of traps were determined for structures on both wafers. Averaged results are shown in Fig.2, showing that the density of deeper lying traps is lower for structures with thermally grown  $SiO_2$ . Band diagrams: Using photoelectric and electrical measurement methods [3,4] complete band diagrams of capacitors on both wafers were determined. The general representation of band diagrams for the state of flat-band in the semiconductor ( $\phi_s=0$ ) and of flat-band in the dielectric ( $V_{ox}=0$ ) is shown in Fig.3. The values of all the potentials in the figure are given in Table 1, for structures on both wafers.

**Raman spectra.** An example of spectra taken for both samples with MonoVista 2750i micro-Raman spectrometer using 266 nm UV excitation laser line is shown in Fig.4.

**Conclusions.** Noticeable differences were found in breakdown voltages (Fig.1) and trap distributions (Fig.2) of structures on wafers no.1 and 2. Breakdown voltage is slightly higher for PECVD deposited  $SiO_2$  layer, while the density of traps is lower for structures with thermally grown  $SiO_2$  layer. No significant differences were found in the band diagrams and Raman spectra of structures on both wafers. The latter means that there are no significant

differences in mechanical stresses in structures of both kinds. Use of deposited and densified oxide improves the gate breakdown and allows to reduce the thermal budget of the MOSFET processing

## **References.**

 1.R.Esteve et al Mat.Sci.Forum 645,829 (2010)

 2.R.Esteve et al J.Appl.Phys.106, 044513 (2009)

 3.T.Gutt et al Mater.Sci.Engg. B177, 1327 (2012)

 4.K.Piskorski et al Centr.Europ.J.Phys. 11(2),231 (2013)



Fig. 1. Histogram of breakdown voltages



Fig. 2. Density of traps vs. depth in the band-gap



Fig. 3. Band diagram at two gate voltages  $V_{FB}$  and  $V_{G0}$ 

Table 1. Values of potentials shown in Fig.3.

| Oxide       | E <sub>BG</sub><br>[eV]                  | E <sub>BS</sub><br>[eV]                | χ<br>[eV]              | <b>ф</b> ғ<br>[V]      | ф <sub>МS</sub><br>[V]  | V <sub>FB</sub><br>[V] |
|-------------|--|--|------------------------|------------------------|---|------------------------|
| PECVD       | 3.425                                    | 5.455                                  | 3.094                  | -0.961                 | 0.028   | -1.196                 |
| WET thermal | 3.466                                    | 5.897                                  | 3.536                  | -0.981                 | -0.038  | -0.914                 |
| Oxide       | Q <sub>eff</sub><br>[C/cm <sup>2</sup> ] | N <sub>eff</sub><br>[cm <sup>2</sup> ] | φ <sub>s0</sub><br>[V] | V <sub>G0</sub><br>[V] | $\begin{bmatrix} \mathbf{V}_{OX} (\mathbf{V}_{G} = \mathbf{V}_{FB}) \\ [V] \end{bmatrix}$ |                        |
| PECVD       | 7.14.10-8                                | $4.46 \cdot 10^{11}$                   | 0.097                  | 0.126                  | -1.225  |                        |
| WET thermal | 5.42.10-8                                | 3.38.1011                              | 0.082                  | 0.044                  | -0.877  |                        |



Fig. 4. Raman spectra of both types of SiO<sub>2</sub> layers