## CVD/ALD-Mn(Nx) as Copper Diffusion Barrier for Advanced Interconnect Technologies

N. Jourdan, J. Machillot\*, Y. Barbarin, Y. K. Siew, H.Ai<sup>#</sup>, A. Cockburn\*, M. P. Nguyen, S. Van Elshocht, J. Boemmels,A.Lakshmanan<sup>#</sup>, P. Ma<sup>#</sup>, M.Narasimhan<sup>#</sup>, Z. Tökei

Imec, Kapeldreef 75 – B-3001 Leuven – Belgium \*Applied Materials Belgium, Kapeldreef 75, B-3000 Leuven, Belgium #Applied Materials, 974 E Arques Ave. M/S 81203

Sunnyvale, CA 94085 USA

In advanced integrated circuits, the interconnections between transistors are made of copper wires isolated by a low dielectric constant material in a damascene architecture. To prevent copper diffusion into the neighboring regions, commonly, a PVD-TaN/Ta liner is formed on the dielectric surface as a diffusion barrier prior to Cu metallization. As the wire width decreases when the technology node scales down, the barrier thickness must also be reduced in order to leave a maximum volume for the copper in the trench and thus to maintain the circuit performance. Because of the intrinsic limited step coverage of the PVD technique, it is very difficult to make a thin, conformal and continuous barrier. The integrity of the PVD-TaN/Ta barrier is expected to reach its limit at a trench dimension between 20nm and 30nm wide. As a result, alternatives must be found for further technology scaling. In recent years, Mn-based barriershave received great consideration as a thin selfformed MnSixOy diffusion barrier can be formed at the surface of the insulator without significant impact on the dielectric constant whilst preserving the whole trench volume for Cu filling<sup>1)</sup>.Firstly, such a "zero-thickness barrier" has been made using a PVD-CuMn seed layer, from which Mn atoms diffuse after a thermal anneal towards the surface of the insulator and form the diffusion barrier. However, because of the use of PVD, limited scalability of this option is expected. Therefore, CVD of  $(EtCp)_2Mn^{2}$  and Mnfrom bis(N,N0-diisopropylpentylamidinato) manganese (II)<sup>1)</sup>has been developed to enable the formation of a conformal barrier. In this work, we have investigated the barrier properties of different Mn-based layers by the so-called Time Dependent Dielectric Breakdown (TDDB) technique using a metalinsulator-semiconductor (MIS) planar capacitor (p-cap) structure<sup>3)</sup> (see figure1).In opposition to the damascene architecture, this unique design planar capacitorallows to intrinsic barrier propertiesin assessthe a copper/barrier/SiO<sub>2</sub>system. Indeed, the TDDB is not affected by the integration factors such as Cu residues on the surface of the dielectric after Cu chemical mechanical polish (CMP) and the line edge roughness (LER) ). Figure 2shows the TDDB (E-model extrapolation) lifetimes of CVD-Mnlayers with thickness in the range of 1 to 2.3nm, which are comparable to the 6nm industry established PVD-TaN/Ta and much above 10 years specification.In this work, we also have investigated the Mnnitridelayersas Cu diffusion barriersformed by either CVD or ALDmethods.Figure 3 and 4 show the TDDB performance of a Mn-nitride films with thickness in the range of 1to 2nm formed by CVD and ALD techniques, respectively. As can be clearly observed, MnNx layers also show similar barrier properties compared to a 6nm-PVD-TaN/Ta layer.

In conclusion, we have shown that Mn(Nx) in the range of 1 to 2nm deposited by CVD or ALD methods is an

effective copper diffusion barrierwith performance comparable to a 6nm standard PVD-TaNTa barrier. This makes Mn(Nx)a serious candidate as copper diffusion barrier for advanced technology nodes.

The film properties, growth behavior and electrical performances obtained on damascene devices will also be reported and discussed in details.



Figure1: Planar capacitor schematic used to evaluate the intrinsic barrier properties in a copper/barrier/SiO<sub>2</sub>system.



Figure2: TDDB lifetime of CVD-Mn of various thicknesses and 6nm PVD-TaNTa barrier on SiO<sub>2</sub>.



Figure 3: TDDB lifetime of CVD-MnNx of various thicknesses and 6nm PVD-TaNTa barrier on SiO<sub>2</sub>.



Figure 4: TDDB lifetime of 1nm ALD-MnNx barrier on SiO<sub>2</sub>.

[1]Roy G. Gordon et al.: Proc. Advanced Metallization Conference, p. 1 (2008).

[2] N. Jourdan et al.: Electrochemical and Solid-State Letters **15** (5) (2012) H176-H178.

- [3] L. Zhao et al.: Appl. Phys. Lett. 99 (2011) 222110.
  [4] S. G. Pyo et al.: Journal of Applied Physics 93 (2)
- (2003).
- [5]T. Nogami et al.: IEEE IITC, 3.1 (2010).
- [5] I. Dyllam et al., IEEE HTC, 9.1 (2010)
- [6] J. Rullan et al.: IEEE IITC, 8.5 (2010).
- [7]K. Motoyama et al.: IEEE IITC, (2012).