Development of Metal Source/Drain Ge-CMOS using TiN/Ge and HfGe/Ge contacts

Hiroshi Nakashima^{1*}, Keisuke Yamamoto¹, and Dong Wang² ¹Art, Science and Technology Center for Cooperative Research, Kyushu University ²Interdisiplinary Graduate School of Engineering Sciences, Kyushu University 6-1 Kasuga-koen, Kasuga, Fukuoka 816-8580, Japan *E-mail: nakasima@astec.kyushu-u.ac.jp

Ge is of great interest as a candidate channel material for future CMOS devices due to its high intrinsic carrier mobility. To translate this potential into CMOS devices, there are several technical problems, which are formations of a high-quality gate-stack and source/drain (S/D) junction, and barrier height (Φ_B) control for a metal/Ge contact. Among them, the Φ_B control of a metal/Ge contact is very difficult because the Fermi level is strongly pinned near the valence band edge at any metal/Ge interfaces [1]. Thus, in order to embody Ge-CMOS with metal S/D structures, a metal/Ge contact with low electron barrier height should be developed.

Recently, we succeeded in Ohmic contact formation on a moderately n-doped Ge by direct sputter deposition from a TiN target and subsequent postmetallization annealing (PMA) at 350°C. The electron barrier height (Φ_{BN}) and hole barrier height (Φ_{BP}) were 0.18 eV and 0.50 eV, respectively [2]. By optimizing the TiN deposition condition, we succeeded in a further decrease in Φ_{BN} less than 0.10 eV [3].

In this paper, first, we show the fabrication and the electrical properties for TiN/Ge contacts. Second, we show the fabrication and the electrical properties of the HfGe/Ge contacts with low Φ_{BP} . Third, we present device performances of metal S/D n- and p-MOSFETs using TiN and HfGe as S/D, respectively. The device operations will give us a realistic candidate for next-generation CMOS.

1) Contact fabrications and the electrical properties

After chemical cleaning and photoresist patterning, a TiN film was directly deposited on (100) Ge substrate by rf magnetron sputtering using a TiN target with a Ti:N ratio of 1:1. Then, a 50-nm-thick Al film was deposited by thermal evaporation, and the Al/TiN contact pattern was formed by the removal of photoresist. Finally, postmetallization annealing (PMA) was carried out at 350° C in N₂ for 10 min.

The *J-V* characteristics of TiN/p-Ge and TiN/n-Ge contacts showed rectifying and Ohmic features at room temperature, respectively. The Φ_{BP} was obtained as 0.53 eV. However, the *J-V* characteristics TiN/p-Ge and TiN/n-Ge contacts changed to Ohmic and rectifying features after PMA at 600°C, respectively.

We also investigated STEM images for TiN/Ge contacts after annealing at 350 and 600°C. An amorphous interlayer (IL) with a thickness of 2 nm, which consists of Ti and Ge, was observed in STEM image of TiN/Ge contact prepared at 350°C. On the other hand, the amorphous IL disappeared after annealing at 600°C, and TiN was directly contacted with Ge crystal, leading to Ohmic feature of TiN/p-Ge contact. Thus, it was concluded that the amorphous IL alleviates the Fermi level pinning.

From circular transmission line measurement, the contact resistivity of TiN/n⁺-Ge contact was estimated as $7.9 \times 10^{-6} \ \Omega \cdot \text{cm}^2$ (P surface concentration: $4 \times 10^{19} \text{ cm}^{-3}$), which suggests that the IL is conductive. From our recent study [3], it was found that the TiN/p-Ge contact with

GeO_2 passivation shows $\Phi_{\rm BP}{=}0.57$ eV, corresponding to $\Phi_{\rm BN}{=}0.09$ eV.

We also found that HfGe is useful for low Φ_{BP} contact, which was fabricated by sputtering using Hf target. From the *J-V* characteristic of HfGe/n-Ge contact, the Φ_{BN} =0.60 eV was obtained. The HfGe/p-Ge contact showed an Ohmic behavior even at 100 K. Thus, we founded that TiN and HfGe are useful for metal S/D n- and p-MOSFETs, as shown in Fig. 1.

2) Performances of metal S/D MOSFETs

We fabricated metal S/D p- and n-MOSFETs using HfGe and TiN as S/D, respectively. The detail process flows have been described elsewhere [4]. Here, we used the same gate last process except for gate Al-PMA, which is useful for p-MOSFET but harmful for n-MOSFET [5]. Thus, the PMAs were performed at 400 and 300°C for p- and n-MOSFETs, respectively.

The output and transfer characteristics of both MOSFETs showed well-behaved transistor operations. The field effect carrier mobilities were evaluated from the transfer characteristics. The peak hole mobility (μ_h) was 336 cm²/Vs, which is almost the same as previous result (370 cm²/Vs) from p-MOSFET with p⁺ S/D [5]. This high μ_h should come from a thick HfGe layer with a thickness of approximately 10 nm and an effective Al-PMA. By contrast, the peak electron mobility (μ_e) was 223 cm²/Vs, which is much lower than that (790 cm²/Vs) from n-MOSFET with n⁺ S/D [5]. This low μ_e would come from a poor interface properties of a gate stack because the gate stack should be fabricated at a maximum temperature of 400°C. Thus, low temperature fabrication for high-quality gate stack must be established for an increase in μ_e .

We found that Φ_{BP} of TiN/Ge and Φ_{BN} of HfGe/Ge are 0.53 and 0.60 eV, respectively, which are available to metal S/D in n- and p-MOSFETs. We fabricated the MOSFETs and demonstrated the devices operation. The MOSFETs worked successfully, which open a method for embodying the metal S/D Ge-CMOS.



Fig. 1 Band diagram of HfGe/Ge and TiN/Ge contacts. The HfGe/Ge and TiN/Ge are preferable as low barrier height contacts for hole and electron, respectively.

References

- T. Nishimura, K. Kita, and A. Toriumi, Appl. Phys. Lett. 91 (2007) 123123.
- [2] M. Iyota, K. Yamamoto, D. Wang, H. Yang, and H. Nakashima, Appl. Phys. Lett. 98 (2011) 192108.
- [3] K. Yamamoto, K. Harada, H. Yang, D.Wang, and H. Nakashima, Jpn. J. Appl. Phys. 51 (2012) 070208.
- [4] K. Yamamoto, T. Yamanaka, K. Harada, T. Sada, K. Sakamoto, S. Kojima, H. Yang, D. Wang, and H. Nakashima, Appl. Phys. Express 5 (2012)
- [5] K. Yamamoto, R. Ueno, T. Yamanaka, K. Hirayama, H. Yang, D. Wang, and H. Nakashima, Appl. Phys. Express, 4 (2011) 051301.