1934
Hybrid Nonvolatile Memory Devices with Ferroelectric Copolymers Based on ZnO Nanowire Field Effect Transistors
We will first introduce the nonvolatile memory device arrangement based on a ZnO NW FET. Single NW and network NW FET configurations are compared in terms of their associated ferroelectric memory properties. We will show our previous work on the ZnO NWs grown by a chemical vapor transport method on glass substrates [6] together with that by a hydrothermal method on flexible substrates, with the dimensions ranging from 100-300 nm in diameter and up to 5-10 um in length. Our ZnO NW FETs grown on flexible substrates directly shows a high current on/off ratio of up to 105-107with an anticlockwise hysteresis loop present on the transfer curve. The top-gate and bottom-gate structures have been prepared by spin coating a 5 wt% solution of ferroelectric PDVF-TrFE powders in cyclohexane. After spin coating, the ZnO NW FETs with PVDF-TrFE thin films have been thermally cured in a vacuum oven at 150°C for 5 hours. The device showed a memory window of at least 10-20 volts depending on the type of the substrates, which can be tuned by varying the sweep range of the gate voltages.
[1] T. Sekitani et al., Science 326, 1516 (2009).
[2] S.K. Hwang et al., Adv. Mater. 24, 5910 (2012).
[3] D. Yeom et al., Nanotechnology 19, 395204 (2008).
[4] Y.T. Lee et al., Adv. Mater. 24, 3020 (2012).
[5] K.H. Lee et al., Adv. Mater. 21, 4287 (2009).
[6] S. Nedic, et al., Appl. Phys. Letts. 104, 033101 (2014).