842
(Invited) Layer-Controlled, Wafer-Scale Fabrication of 2D Semiconductor Materials

Tuesday, 15 May 2018: 10:00
Room 201 (Washington State Convention Center)
D. Chiappe (imec, Belgium), V. Afanasiev (KU Leuven, Belgium), Y. Tomczak, S. Sutar (imec, Belgium), A. Leonhardt (imec, Belgium, KU Leuven, Belgium), J. Ludwig, U. Celano (imec, Belgium), S. Brems (imec vzw), A. Dabral (KU Leuven, Belgium, imec, Belgium), G. Pourtois (University of Antwerp, Belgium, imec, Belgium), M. Caymax, T. Schram, C. Huyghebaert, I. Asselberghs (imec, Belgium), S. De Gendt (KU Leuven, Belgium, imec), and I. Radu (imec, Belgium)
The rapid cadence of MOSFET scaling is stimulating the development of new technologies and accelerating the introduction of new semiconducting materials as silicon alternative.

In this context, transition metal dichalcogenides (TMDs) with a unique layered structure have attracted tremendous interest in recent years mainly motivated by the characteristic 2D nature together with distinctive and tunable optoelectronic properties which make them appealing for a wide variety of applications. Their ultra-thin body nature, in particular, is expected to provide superior immunity to short channel effects therefore extending the potential to scale transistors down to the few-nanometer-scale. [1-4] Another key feature of 2D materials is the absence of surface dangling bonds. The latter property has the potential to eliminate lattice mismatch constraints thus paving the way for hybrid integration of TMDs into artificial heterostructures with sharp interfaces and designed band alignment. These ingredients, as recently demonstrated, make TMDs ideal building blocks for the fabrication of tunnel field effect transistors with very steep sub-threshold slope which is mandatory for low voltage device operation. [5] Based on these premises, there are some practical issues that need to tackled in order to enable a TMD-based technology. Given their 2D nature, the electronic properties of TMDs critically depend on the physico-chemical characteristics of the interfaces. Therefore, interface/surface engineering represents a logical route to control the electrical performance of TMD-based devices. Surface quality control is mainly a material growth-related issue. From that standpoint, the development of scalable synthesis techniques is obviously a fundamental step towards the development of a manufacturable technology. However, another important step still needs to be achieved: the ability to precisely control the number of layers and surface uniformity at the nano-to micro-length scale over the entire wafer surface to obtain TMD films with atomically flat, self-passivated surfaces. This challenge is further complicated by the fact that powder vaporization techniques and CVD processes used to grow TMD films do not exhibit a self-limiting character. Because of that, local thickness fluctuations and layer discontinuities are commonly observed in synthetic TMD films.

In this work, we will discuss fundamental aspects of film formation and provide a pathway towards layer-controlled, wafer-scale synthesis of TMD films. The high temperatures involved in the synthesis process as well as the use of growth templates require the development of a reliable wafer-scale transfer technology. Such a heterogeneous integration, on the one hand, is useful to overcome the incompatibility of the growth process with processing requirements for the BEOL interconnect structures. On the other hand, it reduces the level of control over the interface between the 2D layer and the dielectric substrate. It is not surprising that electronic transport in transferred TMD films is strongly affected by hydrocarbon residues, non-homogeneities (e.g. uncontrolled strain and contaminated regions), dipole formation, and charge transfer effects. Monitoring environmental effects in ultra-thin TMD films and minimizing the impact of layer transfer on the electrostatic potential distribution across the interface is of utmost importance. A wafer-scale transfer process and related experimental challenges and opportunities will be also presented.

  1. B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, Nature Nanotechnol., 6, 147 (2011).
  2. R. Ganatra and Q. Zhang, ACS Nano, 8, 4074 (2014).
  3. A. Nourbakhsh, A. Zubair, R. N. Sajjad, A. Tavakkoli K. G., W. Chen, S. Fang, X. Ling, J. Kong, M. S. Dresselhaus, E. Kaxiras, K. K. Berggren, D. Antoniadis, and T. Palacios, Nano Lett., 16 7798 (2016).
  4. A. Nourbakhsh, A. Zubair, S. Joglekar, M. Dresselhaus, and T. Palacios, Nanoscale, 18, 6122 (2017).
  5. D. Sarkar, X. Xie, W. Liu, W. Cao, J. Kang, Y. Gong, S. Kraemer, P. M. Ajayan and K. Banerjee, Nature, 526, 91 (2015).