For this study, 4H-SiC MOS capacitors were fabricated on Si-face and a-face oriented wafers. The samples underwent dry oxidation followed by nitridation with NO annealing at 1175°C. After that, circular Al gates were evaporated as gate contact. The oxide thickness was ~62 nm and ~54 nm for Si-face and a-face respectively. CCDLTS was measured on capacitors keeping a constant capacitance in deep depletion in a temperature range of 77 K to 298 K changing pulse voltages and emission rates. Using the analysis method detailed in [1], the activation energies of the A1 and A2 peaks were found to be 0.15±0.01 eV and 0.19±0.01 eV respectively, which is in the same range as the O1 trap in the Si-face. The capture cross-sections for all traps detected was in the 10-16-10-14 cm2 range. Qualitatively, this result is similar to the results reported in [4], which shows that nitrided SiO2 formed on the (000-1) C-face (100% C terminated) also shows only one peak very similar to the O1 trap observed on the Si-face. This result points to the importance of interface structural differences due to different wafer orientation with respect to near-interface oxide traps.
Acknowledgement: This work was supported by the II-VI foundation
References:
[1] A. F. Basile, J. Rozen, J. R. Williams, L. C. Feldman, and P. M. Mooney, J. Appl. Phys., 109, 064514, 2011.
[2] P. Deák, J. M. Knaup, T. Hornos, C. Thill, A. Gali, and T. Frauenheim,” J. Phys. Appl. Phys., 40, 6242, 2007.
[3] P. M. Mooney, Z. Jiang, A. F. Basile, Y. Zheng, and S. Dhar, J. Appl. Phys., 120, 034503, 2016.
[4] T. Hatakeyama, M. Sometani, Y. Yonezawa, K. Fukuda, H. Okumura, and T. Kimoto, Jpn. J. Appl. Phys., 54, 111301, 2015.