2053
Reliability Challenges of 3-D Stacked Chip Package With Through-Silicon-Via (Invited talk)

Monday, October 28, 2013: 08:50
Union Square 21, Tower 3, 4th Floor (Hilton San Francisco Union Square)
Minsuk Suh , SK hynix semiconductor, Icheon-si, South Korea

Abstract:

See more of: Invited Talks 1
See more of: E7: Processing, Materials, and Integration of Damascene and 3D Interconnects 5
See more of: Dielectric and Semiconductor Materials, Devices, and Processing
<< Previous Abstract | Next Abstract >>